/vhdl/

From base 2 to base 10. BCD's and double dabble algorithm in VHDL